| Title | Author Name | Vol. Issue NO. | Copy |
|
Tighter Reductions of LWE Problems with Semi-uniform Seeds
|
WANG Yang, WANG Ming-Qiang
|
2025,36(10):0-0
|
|
|
Hardware Optimization Implementation of Lattice Digital Signature Algorithm Based on FPGA
|
HU Yue, ZHAO Xu-Yang, WANG Wei, YUAN Qian, YANG Ya-Fang, ZHENG Jie-Yu, YANG Ya-Fang
|
2025,36(10):0-0
|
|
|
Lattice-based Group Signatures with User-controlled Linkability and Verifier Conditional Revocation
|
CHEN Ying, HE De-Biao, PENG Cong, LUO Min
|
2025,36(10):0-0
|
|
|
Post-quantum Blockchain System Based on Multi-parent Chain Auxiliary Proof-of-work Consensus Mechanism
|
WANG Yu-Tian, JIA Shu-Rui, CHEN Ming-Xi, DONG Yi-Fan, YANG Ya-Fang
|
2025,36(10):0-0
|
|
|
SM3-OTS: A compact post quantum one time signature scheme over SM3 algorithm
|
YANG Ya-Tao, YIN Fang-Rui, CHEN Liang-Yu, PAN Deng
|
2025,36(10):0-0
|
|
|
Efficient Authenticated Key Exchange Protocol Based on Kyber PKE
|
MI Rui-Qi, JIANG Hao-Dong, ZHANG Zhen-Feng
|
2025,36(10):0-0
|
|
|
Quantum-resistant and Efficient Blockchain Authentication Storage Scheme
|
ZHANG Chuan, REN Xu-Hao, DENG Hao-Tian, WANG Ya-Jie, LI Chun-Hai, WU Tong, WANG Li-Cheng
|
2025,36(10):0-0
|
|
|
Hybrid Instruction Scheduling Algorithm for RISC-V VLIW Architecture
|
LI Yi-Jin, DU Shao-Min, ZHAO Jia-Cheng, WANG Xue-Ying, ZHA Yong-Quan, CUI Hui-Min
|
2025,36(9):0-0
|
|
|
Spike-FlexiCAS:A RISC-V processor simulator supporting flexible cache architecture configuration
|
HAN Jin-Chi, WANG Zhi-Dong, MA Hao, SONG Wei
|
2025,36(9):0-0
|
|
|
Lazy Shadow Paging Under the RISC-V Architecture
|
LI Chuan-Dong, YI Ran, LUO Ying-Wei, WANG Xiao-Lin, WANG Zhen-Lin
|
2025,36(9):0-0
|
|
|
Optimization Method for High-Performance Libraries Targeting RISC-V Vector Extension
|
HAN Liu-Tong, ZHANG Hong-Bin, XING Ming-Jie, WU Yan-Jun, ZHAO Chen
|
2025,36(9):0-0
|
|
|
Proof of SC Per Location Theorem in RISC-V Memory Consistency Model
|
XU Xue-Zheng, YANG De-Heng, WANG Lu, WANG Tao, HUANG An-Wen, LI Qiong
|
2025,36(9):1-18
|
|
|
Fast-USYN: Fast Synthesis from Unitary Matrices to High-quality Quantum Circuits
|
TAN Si-Wei, LU Li-Qiang, LANG Cong-Liang, CHEN Ming-Shuai, YIN Jian-Wei
|
2025,36(8):0-0
|
|
|
Incremental Satisfiability Modulo Theories for Neural Network Verification
|
LIU Zong-Xin, CHI Zhi-Ming, ZHAO Meng-Yu, HUANG Cheng-Chao, HUANG Xiao-Wei, CAI Shao-Wei, ZHANG Li-JUN, YANG Peng-Fei
|
2025,36(8):0-0
|
|
|
Formal Verification of the Kinematics and Dynamics of Single-sphere Driven Balancing Robot
|
ZHANG Shan-Qiang, ZHANG Jing-Zhi, SHI Zhi-Ping, WANG Guo-Hui, GUAN Yong
|
2025,36(8):0-0
|
|
|
Meta-Interpretive Learning Based on Memory Strategy
|
WANG Rong, TIAN Cong, SUN Jun, YU Bin, DUAN Zhen-Hua
|
2025,36(8):0-0
|
|
|
Approach for Scenario Modeling with SML4ADS2.0 and Edge-Critical Scenario Generation for Autonomous Driving System
|
DU De-Hui, YE Zhen, ZHENG Cheng-Hang, ZHU Zhen-Zhen, LI Jia-Yun
|
2025,36(8):0-0
|
|
|
A Trusted Compilation Method for Synchronous Dataflow Language Based on Pushdown Automata
|
YU Tao, WANG Shan-Shan, Xu Qian-Hui, DONG Xiao-Han, HU Dai-Jin, LUO Jie, YANG Yi-Long, LYU Jiang-Hua, MA Dian-Fu
|
2025,36(8):0-0
|
|
|
Causal Spatiotemporal Semantic-Driven Deep Reinforcement Learning Abstraction Modeling Method
|
TIAN Li-Li, DU De-Hui, NIE Ji-Hui, CHEN Yi-Kang, LI Ying-Da
|
2025,36(8):0-0
|
|
|
GhostFunc: Verification Method for Rust Operating System Kernel
|
HE Tao, DONG Wei, WEN Yan-Jun
|
2025,36(8):1-18
|
|
|
