Efficient Rendering of Single-Pass Order-Independent Transparency via CUDA Renderer
Author:
Affiliation:

  • Article
  • | |
  • Metrics
  • |
  • Reference [16]
  • |
  • Related
  • | | |
  • Comments
    Abstract:

    This paper presents a highly efficient algorithm for efficient order-independent transparency via compute unified device architecture (CUDA) in a single geometry pass. The study designs a CUDA renderer system to rasterize the scene by the scan-line algorithm, generating multiple fragments for each pixel. Meanwhile, a fixed size array is allocated per pixel in a GPU (graphics processing unit) global memory for storage. Next, this paper describes two schemes to capture and sorts the fragments per pixel via the atomic operations in CUDA. The first scheme stores the depth values of the fragments into an array of the corresponding pixel and sorts them on the fly using the atomicMin operation in CUDA. A following CUDA kernel will blend the fragments per pixel in depth order. The second scheme captures the fragments in rasterization order using the atomicInc operation in CUDA. During post-processing, the fragments per pixel array will be sorted in depth order before blending. Experimental result shows that this algorithm shows a significant improvement in classical depth peeling, producing faithful results.

    Reference
    [1] Wu EH, Liu YQ. General purpose computation on GPU. Journal of Computer-Aided Design & Computer Graphics, 2004,16(5): 601?612 (in Chinese with English abstract).
    [2] Wu EH. State of the art and future challenge on general purpose computation by graphics processing unit. Journal of Software, 2004,15(10):1493?1504 (in Chinese with English abstract). http://www.jos.org.cn/1000-9825/15/1493.htm
    [3] Catmull BE. A subdivision algorithm for computer display of curved surfaces [Ph.D. Thesis]. Salt Lake City: The University of Utah, 1974.
    [4] Mammen A. Transparency and antialiasing algorithms implemented with the virtual pixel maps technique. IEEE Computer Graphics and Applications, 1989,9(4):43?55. [doi: 10.1109/38.31463]
    [5] Everitt C. Interactive order-independent transparency. Technical Report, Santa Clara: NVIDIA Corporation, 2001.
    [6] Liu F, Huang MC, Liu XH, Wu EH. CUDA renderer: A programmable graphics pipeline. In: Proc. of the ACM SIGGRAPH Asia 2009. 2009. [doi: 10.1145/1667146.1667189]
    [7] Carpenter L. The A-buffer, an antialiased hidden surface method. ACM SIGGRAPH Computer Graphics, 1984,18(3):103?108. [doi: 10.1145/800031.808585]
    [8] Wittenbrink CM. R-Buffer: A pointerless A-buffer hardware architecture. In: Knittel G, ed. Proc. of the ACM SIGGRAPH/EUROGRAPHICS Workshop on Graphics Hardware. New York: ACM Press, 2001. 73?80. [doi: 10.1145/383507.383529]
    [9] Mark WR, Proudfoot K. The F-buffer: A rasterization-order FIFO buffer for multi-pass rendering. In: Knittel G, ed. Proc. of the ACM SIGGRAPH/EUROGRAPHICS Workshop on Graphics Hardware. New York: ACM Press, 2001. 57?64. [doi: 10.1145/383507.383527]
    [10] Jouppi NP, Chang CF. Z3: An economical hardware technique for high-quality antialiasing and transparency. In: Knittel G, ed. Proc. of the ACM SIGGRAPH/EUROGRAPHICS Workshop on Graphics Hardware. New York: ACM Press, 1999. 85?93. [doi: 10.1145/311534.311582]
    [11] Bavoil L, Callahan SP, Lefohn A, Comba JLD, Silva CT. Multi-Fragment effects on the GPU using the K-buffer. In: Sloan P, Gooch B, eds. Proc. of the 2007 Symp. on Interactive 3D Graphics and Games. New York: ACM Press, 2007. 97?104. [doi: 10.1145/1230100.1230117]
    [12] Liu BQ, Wei LY, Xu YQ, Wu EH. Multi-Layer depth peeling via fragment sort. In: Pan YH, Thalmann D, Peng QS, eds. Proc. of the IEEE Int’l Conf. on CAD/Graphics. 2009. 452?456.
    [13] Myers K, Bavoil L. Stencil routed A-buffer. In: Proc. of the ACM SIGGRAPH 2007 Technical Sketch Program. New York: ACM Press, 2007. 21. [doi: 10.1145/1278780.1278806]
    [14] Bavoil L, Myers K. Order independent transparency with dual depth peeling. Technical Report, Santa Clara: NVIDIA Cooperation, 2008.
    [15] Liu F, Huang MC, Liu XH, Wu EH. Efficient depth peeling via bucket sort. In: Luebke D, Slusallek P, eds. Proc. of the 1st High Performance Graphics Conf. New York: ACM Press, 2009. 51?57. [doi: 10.1145/1572769.1572779]
    [16] Zhou K, Hou QM, Ren Z, Gong MM, Sun X, Guo BN. Renderants: Interactive Reyes rendering on GPUs. ACM Trans. on Graphics, 2009,28(5):1?11. [doi: 10.1145/1661412.1618501]
    Related
    Cited by
    Comments
    Comments
    分享到微博
    Submit
Get Citation

黄梦成,刘芳,刘学慧,吴恩华.基于CUDA 渲染器的顺序独立透明现象的单遍高效绘制.软件学报,2011,22(8):1927-1933

Copy
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:January 05,2010
  • Revised:August 13,2010
You are the first2044634Visitors
Copyright: Institute of Software, Chinese Academy of Sciences Beijing ICP No. 05046678-4
Address:4# South Fourth Street, Zhong Guan Cun, Beijing 100190,Postal Code:100190
Phone:010-62562563 Fax:010-62562533 Email:jos@iscas.ac.cn
Technical Support:Beijing Qinyun Technology Development Co., Ltd.

Beijing Public Network Security No. 11040202500063