微信服务号

微信订阅号

2025-4-16- 16
Home > Archive>Volume 16, Issue 10, 2005 >1726-1734
PDF HTML XML Export Cite reminder
A Real-Time Dynamic Voltage Scaling Algorithm Based on Syntax Tree for Low Power
Author:
Affiliation:

  • Article
    • | |
  • Metrics
    • |
  • Reference [21]
    • |
  • Related [20]
    • |
  • Cited by [9]
    • | |
  • Comments
    Abstract:

    Dynamic voltage scaling is an effective low-power technique. Using the technique, compiler-directed dynamic voltage scaling can reduce computer’s energy consumption effectively. Based on programming language’s syntax tree, a real-time dynamic voltage scaling algorithm for low power is presented, and the algorithm assisted with static timing analysis could make intra-task dynamic voltage scaling by automatically inserting dynamic voltage scaling source code. The algorithm has been realized in the real-time low-power system RTLPower, and obtained energy reduction of up to 50 percent over no power management in some real-time embedded benchmarks.

    Reference
    [1]Semiconductor Industry Association (SIA). Int'l technology roadmap for semiconductors 2003 edition. http:∥public.itrs.net
    [2]Lahiri K, Raghunathan A, Dey S, Panigrahi D. Battery-Driven system design: A new frontier in low power design. In: IEEE, ed.Proc. of the ASP-DAC/7th Asia and South Pacific and the 15th Int'l Conf. on VLSI Design. Washington: IEEE Computer Society Press, 2002. 261-267.
    [3]Mudge T. Power: A first class design constraint for future architectures. In: Valero M, Prasanna VK, Vajapeyam S, eds. Proc. of the High Performance Computing-HiPC 2000: 7th Int'l Conf. German: Springer-Verlag GmbH, 2000. 215-224.
    [4]Rabaey JM, Chandrakasan A, Nikolic B. Digital Integrated Circuits: A Design Perspective. 2004.
    [5]Weiser M, Welch B, Demers A, Shenker S. Scheduling for reduced CPU energy. In: USENIX, ed. Proc. of the 1 st USENIX Symp.on Operating Systems Design and Implementation. New York: The Advanced Computing Systems Association, 1994. 13-23.
    [6]Lorch JR. Operating systems techniques for reducing processor energy consumption [Ph.D. Thesis]. Berkeley: University of California, 2001.
    [7]Mosse D, Aydin H, Childers B, Melhem R. Compiler-Assisted dynamic power-aware scheduling for real-time applications. In:ACM ed. Proc. of the Workshop on Compilers and Operating Systems for Low-Power (COLP 2000). New York: ACM Press, 2000.194-203.
    [8]Shin DK, Kim JH, Lee SS. Intra-Task voltage scheduling for low-energy hard real-time applications. IEEE Design & Test of Computers, 2001,18(2):20-30.
    [9]Saputra H, Kandemir M, Vijaykrishnan N, Irwin MJ, Hu JS. Energy-Conscious compilation based on voltage scaling. In: ACM, ed.Proc. of the Sigplan Joint Conf. on Languages, Compilers, and Tools for Embedded Systems and Software and Compilers for Embedded Systems. New York: ACM Press, 2002. 1-10.
    [10]Gruian F. Hard real-time scheduling for low-energy using stochastic data and DVS processors. In: ACM, ed. Proc. of the Int'l Symp. on Low-Power Electronics and Design. New York: ACM Press, 2001.46-51.
    [11]Azevedo A, Issenin I, Cornea R, Guptam R, Dutt N, Veidenbaum A, Nicolau A. Profile-Based dynamic voltage scheduling using program checkpoints. In: IEEE, ed. Proc. of the Design, Automation and Test in Europe Conf. (DATE). Washington: IEEE Computer Society Press, 2002. 168-178.
    [12]AbouGhazaleh N, Mosse D, Childers B, Melhem R, Craven M. Collaborative operating system and compiler power management for real-time applications. In IEEE ed. Proc. of the Real-Time Technology and Application Symp. Washington: IEEE Computer Society Press, 2003. 133-143.
    [13]Hsu C-H, Kremer U. The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction. In: ACM, ed.Proc. of the ACM Sigplan 2003 Conf. on Programming Language Design and Implementation. New York: ACM Press, 2003.38-48.
    [14]Yi HZ, Yang XJ. An effective method of low-power compilation optimization: Localizing the use of system units. Journal of Software, 2004,15(10): 1451-1460 (in Chinese with English abstract). http:∥www.jos.org.cn/1000-9825/15/1451.btm
    [15]Burd TD, Brodersen RW. Design issues for dynamic voltage scaling. In: ACM, ed. Proc. of the 2000 Int'l Symp. on Low Power Electronics and Design. New York: ACM Press, 2000.9-14.
    [16]Puschner P, Burns A. A Review of Worst-Case Execution-Time Analysis (Editorial). Holand: Kluwer Academic Publishers, 1999.
    [17]Mueller F. Static cache simulation and its applications [Ph.D. Thesis]. Department of Computer Science, Florida State University,1994.
    [18]Colin A, Puaut I. Worst case execution time analysis for a processor with branch prediction. Real-Time System, 2000,18(2/3):249-274.
    [19]Kim NS, Austin T, Mudge T. Challenges for architectural level power modeling (Power Aware Computing). Kluwer Academic Publishers, 2001.
    [20]SNU. SNU real-time benchmarks. http:∥archi.snu.ac.kr/realtime/benchmark/
    [21]易会战,杨学军.有效的低功耗编译优化方法:部件使用局部化.软件学报,2004,15(10):1451-1460.http:∥www.jos.org.cn/1000-9825/15/1451.htm
    Comments
    Comments
    分享到微博
    Submit
Get Citation

易会战,陈娟,杨学军,刘喆.基于语法树的实时动态电压调节低功耗算法.软件学报,2005,16(10):1726-1734

Copy
Share
Article Metrics
  • Abstract:4044
  • PDF: 6362
  • HTML: 0
  • Cited by: 0
History
  • Received:October 31,2004
  • Revised:June 02,2005
Links:Institute of Software, CASChina Computer FederationCASNSFC
You are the first2035311Visitors
Copyright: Institute of Software, Chinese Academy of Sciences Beijing ICP No. 05046678-4
Address：4# South Fourth Street, Zhong Guan Cun, Beijing 100190,Postal Code：100190
Phone：010-62562563 Fax：010-62562533 Email：jos@iscas.ac.cn
Technical Support：Beijing Qinyun Technology Development Co., Ltd.

Beijing Public Network Security No. 11040202500063