Study on the Low Power Technology of Software Pipeline
DOI:
Author:
Affiliation:

Clc Number:

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    Based on loop-carried dependence of global schedule, the compiler optimization technology of low power software pipeline scheduling is studied as a kind of ILP formulation for a given loop L under the configuration M with dynamic frequency/voltage scalable multi -function units. A reasonable and effective method of power-aware optimal software pipeline scheduling is proposed. It can make the loop run with minimized power/energy and without performance penalty.

    Reference
    Related
    Cited by
Get Citation

赵荣彩,唐志敏,张兆庆,Guang R. Gao.软件流水的低功耗编译技术研究.软件学报,2003,14(8):1357-1363

Copy
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:September 10,2002
  • Revised:March 24,2003
  • Adopted:
  • Online:
  • Published:
You are the firstVisitors
Copyright: Institute of Software, Chinese Academy of Sciences Beijing ICP No. 05046678-4
Address:4# South Fourth Street, Zhong Guan Cun, Beijing 100190,Postal Code:100190
Phone:010-62562563 Fax:010-62562533 Email:jos@iscas.ac.cn
Technical Support:Beijing Qinyun Technology Development Co., Ltd.

Beijing Public Network Security No. 11040202500063