A Multithreaded Compiler Optimization Technology with Low Power
DOI:
Author:
Affiliation:

Clc Number:

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    A theoretic model and method is proposed to decrease power consumption effectively by reducing execution frequency on multithreaded architecture in this paper. At first, the computation model is studied to recognize the thread which can be executed at lower frequency, and the factor is computed to slow down the frequency. Then, an algorithm and policy of compiler optimization combining with thread partition for low power is given based on the analysis of application program. This model and method can be used to exploit TLP(thread levelparallelism)and decrease the power consumption effectively for the multithreaded multiprocessor architecture with scalable execution frequency.

    Reference
    Related
    Cited by
Get Citation

赵荣彩,唐志敏,张兆庆,Guang R. Gao.低功耗多线程编译优化技术.软件学报,2002,13(6):1123-1129

Copy
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:December 25,2001
  • Revised:March 11,2002
  • Adopted:
  • Online:
  • Published:
You are the firstVisitors
Copyright: Institute of Software, Chinese Academy of Sciences Beijing ICP No. 05046678-4
Address:4# South Fourth Street, Zhong Guan Cun, Beijing 100190,Postal Code:100190
Phone:010-62562563 Fax:010-62562533 Email:jos@iscas.ac.cn
Technical Support:Beijing Qinyun Technology Development Co., Ltd.

Beijing Public Network Security No. 11040202500063