软件流水中的一种数据分配算法
作者:
基金项目:

本文研究得到国家自然科学基金资助.

  • 摘要
  • | |
  • 访问统计
  • |
  • 参考文献 [1]
  • |
  • 相似文献 [20]
  • |
  • 引证文献
  • | |
  • 文章评论
    摘要:

    数据元素的存储器分配是指令级并行优化编译过程中不可回避的一个关键性问题.该问题解决得好坏直接关系到编译优化的效率.本文第1节主要介绍ILSP(interlacedinnerandouterloopsoftwarepipelining)算法的基本思想.第2节以距阵乘法为例阐述了在ILSP算法下多重循环中数据元素的存取特点.第3节则从理论上对该特点进行了深入的分析研究,同时就一般多重循环给出了一个行之有效的ILSP算法下数据元素内存分配算法.第4节给出一个实验比较结果.最后是结论.

    Abstract:

    In the optimizing compilation process of instruction level parallelism, the memory allocation of data elements is an unavoidable key problem, which has a direct effect on the efficiency of the final results of optimizing compilation. In this paper, the first part briefly presents the background of the paper. Part 1 is the principles of a brand new software pipelining algorithm—ILSP(interlaced inner and outer loop software pipelining). In part 2, taking the example of matrix multiplication, the authors expound the characteristic of date accessing under ILSP algorithm,and make a deep theoretical analysis on that characteristic and conclude a general algorithm on memory allocation of data elements in the nested loops.The experiment is presented in part 4.And part 5,the conclusion.

    参考文献
    1 Rau B R,Fisher J A Instruction-level parallel processing:history,overview and perspective The Journal of Supercomputing, 1993.1:9~50 2 Coiwell R P,Nix P R,Donnell J et al.AVIW architecture for a trace scheduling compiler. IEEETransactions onComput- eus.Aug 1998.C-37:967~979 3 Fisher J A Very long instruction ward architecture and the ELI-512 In:Proceedings of the 10th Annual Internationol Symp~ sium on Computer Architecture.Srockholm,Jun. 1983.140~150 4 Rau B R,Glaeser C D.Some scheduling techniques and an easily schedulable horizontal architecture for high performance scien- tific computing.In; MICRO-14,Oct.1981.183~198 5 Jouppi N P.Wail D.Available instruction level parallelism for superscalar and superpipelined machine.In;Proceedings of the 3rd lnternational Coafererce on Architectural Support for Programming Languages and Operating Systems.Boston,Apt 1989.272~282 6 Acosta R D.Kjelstrup J,Torng H C.An instruction issuing approach to enhancing performaace in multiple function unit pro- cessors.IEEE Transactions on Computers.Sept,1986.C-35:815~828 7 Wolf M,Lam M A loop transformation theory and algorithm to maximize parsllelism. In:IEEE Tramactions on Parallel snd Distributed Systems Oct. 1991,2(4):452~471 8 Rau B R.Iterative modulo scheduling:an algorithmfor software pipelining loops In;MICRO-27.Nov.30~Dec,2,1994.63 ~74 9 Lam M.Software pipelining:an effective scheduling technique for VLlW machines IN; Proceedings of the SIGPLAN'88 Con- ference on Programming Laguage Design and Implementation Jun 1988 318~328 10 Su B, Wang J,Tang Z et al.A software pipellnin8 based VLIW architecture and optimization compiler.In:MICRO-23 1990. 17~27 11 Charlesworch A E An approacb to scientific arry processing:the architectural design of the AP-120B/FPS-164 family Com- puter.1981,14(9):18~27 12 Aihn V H,Jones R B,RANDALL M et al Software Pipelinlng ACM Computing Surveys,Sept.1995.27(3);371~476 13 Wang Lei, Tang Zhizhong,Zhang Chihong,Ruminate method-a novel fremework for software pipelinig on nestcd loops In; Proceedings of the MPCS'96 Conference on Massively Parallcl Computing Systems.May 1996.475~482
    网友评论
    网友评论
    分享到微博
    发 布
引用本文

罗军,汤志忠,张赤红,于涛.软件流水中的一种数据分配算法.软件学报,1998,9(1):74-79

复制
分享
文章指标
  • 点击次数:3675
  • 下载次数: 4393
  • HTML阅读次数: 0
  • 引用次数: 0
历史
  • 收稿日期:1997-01-02
  • 最后修改日期:1997-02-20
文章二维码
您是第19941182位访问者
版权所有:中国科学院软件研究所 京ICP备05046678号-3
地址:北京市海淀区中关村南四街4号,邮政编码:100190
电话:010-62562563 传真:010-62562533 Email:jos@iscas.ac.cn
技术支持:北京勤云科技发展有限公司

京公网安备 11040202500063号