Based on the dynamic programming and the theorem of network flow, this paper presents a new technology mapping algorithm for delay optimization in LUT-based FPGA design in polynomial time. It is proved that the algorithm can minimize the delay in the target circuit. Its theoretical results are better.