









































- [60] Barroso LA, Gharachorloo K, Mcnamara R, Nowatzyk A, Qadeer S, Sano B, Smith S, Stets R, Verghese B. Piranha: A scalable architecture based on single-chip multiprocessing. *ACM SIGARCH Computer Architecture News*, 2000,28(2):282–293. [doi: 10.1145/342001.339696]
- [61] Bienia C, Kumar S, Singh JP, Li K. The PARSEC benchmark suite: Characterization and architectural implications. In: *Proc. of the 17th Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT 2008)*. New York: ACM Press, 2008. 72–81. [doi: 10.1145/1454115.1454128]
- [62] Bailey D, Barszcz E, Barton J, Browning D, Carter R, Dagum L, Fatoohi R, Fineberg S, Frederickson P, Lasinski T, Schreiber R, Simon H, Venkatakrishnan V, Weeratunga S. The NAS parallel benchmarks. *Int'l Journal of Supercomputer Applications*, 1991, 5(3):63–73. [doi: 10.1177/109434209100500306]
- [63] Singh JP, Gupta A, Ohara M, Torrie E, Woo SC. The SPLASH-2 programs: Characterization and methodical considerations. In: *Proc. of the 22nd Annual Int'l Symp. on Computer Architecture (ISCA'95)*. New York: ACM Press, 1995. 24–36. [doi: 10.1145/225830.223990]
- [64] Pugsley SH, Spjut JB, Nellans DW, Balasubramonian R. SWEL: Hardware cache coherence protocols to map shared data onto shared caches. In: *Proc. of the Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT)*. 2010. 465–476. [doi: 10.1145/1854273.1854331]
- [65] Sorin DJ, Hill MD, Wood DA. A primer on memory consistency and cache coherence. In: Hill MD, ed. *Proc. of the Synthesis Lectures on Computer Architecture*. Morgan & Claypool Publishers, 2011.
- [66] Gupta A, Weber WD, Mowry T. Reducing memory and traffic requirements for scalable directory-based cache coherence schemes. In: *Proc. of the Scalable Shared Memory Multiprocessors*. Springer US, 1992. 167–192. [doi: 10.1007/978-1-4615-3604-8\_9]
- [67] Ros A, Cuesta B, Gomez ME, Robles A, Duato J. Temporal-Aware mechanism to detect private data in chip multiprocessors. In: *Proc. of the 42nd Int'l Conf. on Parallel Processing*. IEEE Computer Society, 2013. 562–571. [doi: 10.1109/ICPP.2013.70]
- [68] Demetriades S, Cho S. Stash directory: A scalable directory for many-core coherence. In: *Proc. of the 2014 IEEE 20th Int'l Symp. on High Performance Computer Architecture (HPCA)*. Orlando, 2014. 177–188. [doi: 10.1109/HPCA.2014.6835928]
- [69] Reinhardt SK, Hill M, Beckmann BM, Basu A. CMP directory coherence: One granularity does not fit all. Technical Report #CS-TR-2013-1798, University of Wisconsin Computer Sciences, 2013.
- [70] Hardavellas N, Ferdman M, Falsafi B, Ailamaki A. Reactive NUCA: Near-Optimal block placement and replication in distributed caches. In: *Proc. of the 36th Annual Int'l Symp. on Computer Architecture (ISCA 2009)*. 2009. 184–195. [doi: 10.1145/1555815.1555779]
- [71] Hossain H, Dwarkadas S, Huang MC. POPS: Coherence protocol optimization for both private and shared data. In: *Proc. of the Int'l Conf. on Parallel Architectures & Compilation Techniques (PACT)*. 2011. 45–55. [doi: 10.1109/PACT.2011.11]
- [72] Zebchuk J, Falsafi B, Moshovos A. Multi-Grain coherence directories. In: *Proc. of the 46th Annual IEEE/ACM Int'l Symp. on Microarchitecture (MICRO-46)*. New York: ACM Press, 2013. 359–370. [doi: 10.1145/2540708.2540739]
- [73] Zhao H, Shriraman A, Dwarkadas S. Sharing Pattern-Based Directory Coherence for Multicore Scalability (“SPACE”). US Patent, 20140032848, 2014.
- [74] Zhao HZ, Shriraman A, Dwarkadas S. SPACE: Sharing pattern-based directory coherence for multicore scalability. In: *Proc. of the Int'l Conf. on Parallel Architectures and Compilation Techniques*. New York: ACM, 2010. 135–146. [doi: 10.1145/1854273.1854294]
- [75] Buehrer G, Parthasarathy S, Chen Y. Adaptive parallel graph mining for CMP architectures. In: *Proc. of the 6th Int'l Conf. on Data Mining*. 2006. 97–106. [doi: 10.1109/ICDM.2006.15]
- [76] Alameldeen AR, Martin MMK, Mauer CJ, Moore KE, Xu M, Hill MD, Wood DA, Sorin DJ. Simulating a \$2M commercial server on a \$2K PC. *Computer*, 2003,36(2):50–57. [doi: 10.1109/MC.2003.1178046]
- [77] Menezes LG, Puente V, Gregorio JA. Flask coherence: A morphable hybrid coherence protocol to balance energy, performance and scalability. In: *Proc. of the IEEE Int'l Symp. on High Performance Computer Architecture (HPCA)*. IEEE, 2015. 198–209. [doi: 10.1109/HPCA.2015.7056033]
- [78] AMD. *Software Optimization Guide for AMD Family 10h Processors*. 3.11 ed. 2009.
- [79] Zilles C, Rajwar R. Transactional memory and the birthday paradox. In: *Proc. of the 19th Annual ACM Symp. on Parallel Algorithms and Architectures (SPAA 2007)*. New York: ACM Press, 2007. 303–304. [doi: 10.1145/1248377.1248428]
- [80] Zebchuk J, Srinivasan V, Qureshi MK, Moshovos A. A tagless coherence directory. In: *Proc. of the 42nd Annual IEEE/ACM Int'l Symp. on Microarchitecture*. ACM Press, 2009. 423–434. [doi: 10.1145/1669112.1669166]

- [81] Ferdman M, Lotfi-Kamran P, Balet K, Falsafi B. Cuckoo directory: A scalable directory for many-core systems. In: Proc. of the 2013 IEEE 19th Int'l Symp. on High Performance Computer Architecture (HPCA). IEEE, 2011. 169–180. [doi: 10.1109/HPCA.2011.5749726]
- [82] Pagh R, Rodler FF. Cuckoo hashing. *Journal of Algorithms*, 2004,51(2):122–144. [doi: 10.1016/j.jalgor.2003.12.002]
- [83] Jerger NDE, Peh LS, Lipasti MH. Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence. In: Proc. of the 45th Annual IEEE/ACM Int'l Symp. on Microarchitecture. IEEE, 2008. 35–46. [doi: 10.1109/MICRO.2008.4771777]
- [84] Jerger NE, Peh LS, Lipasti M. Virtual circuit tree multicasting: A case for on-chip hardware multicast support. In: Proc. of the Int'l Symp. on Computer Architecture (ISCA-35), Vol. 36. 2008. 229–240. [doi: 10.1145/1394608.1382141]
- [85] Butler M, Barnes L, Sarma DD, Gelinas B. Bulldozer: An approach to multithreaded compute performance. *IEEE Micro*, 2011, 31(2):6–15. [doi: 10.1109/MM.2011.23]
- [86] Jotwani R, Sundaram S, Kosonocky S, Schaefer A. An x86-64 core implemented in 32nm SOI CMOS. In: Proc. of the 2010 IEEE Int'l Solid-State Circuits Conf. on Digest of Technical Papers (ISSCC). IEEE, 2010. 106–107. [doi: 10.1109/ISSCC.2010.5434076]
- [87] Patterson D. The top 10 innovations in the new NVIDIA Fermi architecture, and the top 3 next challenges. Nvidia Whitepaper, 2009.
- [88] Nickolls J, Dally WJ. The GPU computing era. *IEEE Micro*, 2010,30(2):56–69. [doi: 10.1109/MM.2010.41]
- [89] Fu YS, Nguyen TM, Wentzlaff D. Coherence domain restriction on large scale systems. In: Proc. of the 48th Int'l Symp. on Microarchitecture (MICRO-48). New York: ACM Press, 2015. 686–698. [doi: 10.1145/2830772.2830832]
- [90] Acacio ME, Gonzalez J, Garcia JM, Duato J. A two-level directory architecture for highly scalable cc-NUMA multiprocessors. *IEEE Trans. on Parallel & Distributed Systems*, 2005,16(1):67–79. [doi: 10.1109/TPDS.2005.4]
- [91] Sanchez D, Kozyrakis C. The ZCache: Decoupling ways and associativity. In: Proc. of the 43rd Annual IEEE/ACM Int'l Symp. on Microarchitecture. IEEE Computer Society, 2010. 187–198. [doi: 10.1109/MICRO.2010.20]
- [92] Ros A, Davari M, Kaxiras S. Hierarchical private/shared classification: The key to simple and efficient coherence for clustered cache hierarchies. In: Proc. of the 2015 IEEE 21st Int'l Symp. on High Performance Computer Architecture (HPCA). IEEE Computer Society, 2015. 186–197. [doi: 10.1109/HPCA.2015.7056032]
- [93] Cuesta B, Ros A, Gómez ME, Robles A, Duato J. Increasing the effectiveness of directory caches by avoiding the tracking of noncoherent memory blocks. *IEEE Trans. on Computers*, 2013,62(3):482–495. [doi: 10.1109/TC.2011.241]
- [94] Sung H, Komuravelli R, Adve SV. DeNovoND: Efficient hardware for disciplined nondeterminism. *IEEE Micro*, 2014,34(3):138–148. [doi: 10.1109/MM.2014.5]
- [95] Baron BM. The single-chip cloud computer. *Microprocessor Report*, 2010.
- [96] Choi B, Komuravelli R, Sung H, Smolinski R, Honarmand N, Adve SV, Adve VS, Carter NP, Chou C-T. DeNovo: Rethinking the memory hierarchy for disciplined parallelism. In: Proc. of the 2011 Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT). Galveston, 2011. 155–166. [doi: 10.1109/PACT.2011.21]
- [97] Gries M, Hoffmann U, Konow M, Riepen M. SCC: A flexible architecture for many-core platform research. *Computing in Science & Engineering*, 2011,13(6):79–83. [doi: 10.1109/MCSE.2011.109]
- [98] Ashby TJ, Diaz P, Cintra M. Software-Based cache coherence with hardware-assisted selective self-invalidations using bloom filters. *IEEE Trans. on Computers*, 2011,60(4):472–483. [doi: 10.1109/TC.2010.155]
- [99] Alvarez L, Vilanova L, González M, Martorell X, Navarro N, Ayguadé E. Hardware-Software coherence protocol for the coexistence of caches and local memories. *IEEE Trans. on Computers*, 2015,64(1):152–165. [doi: 10.1109/TC.2013.194]
- [100] Li JH, Shi L, Li Q, Xue CJ, Chen YR, Xu YL, Wang W. Low-Energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh. *ACM Trans. on Design Automation of Electronic Systems*, 2013,19(1):1–23. [doi: 10.1145/2534393]
- [101] Strukov DB, Snider GS, Stewart DR, Williams RS. The missing memristor found. *Nature*, 2008,453(5):80–83. [doi: 10.1038/nature06932]
- [102] Zhang LK, Strukov D, Saadeldin H, Fan DR, Zhang MZ, Franklin D. SpongeDirectory: Flexible sparse directories utilizing multi-level memristors. In: Proc. of the 23rd Int'l Conf. on Parallel architectures and compilation (PACT 2014). New York: ACM Press, 2014. 61–74. [doi: 10.1145/2628071.2628081]
- [103] Manerkar YA, Lustig D, Pellauer M, Martonosi M. CCICheck: Using  $\mu$ HB graphs to verify the coherence-consistency interface. In: Proc. of the 48th Int'l Symp. on Microarchitecture (MICRO-48). New York: ACM Press, 2015. 26–37. [doi: 10.1145/2830772.2830782]

- [104] Voskuilen G, Vijaykumar TN. Fractal++: Closing the performance gap between fractal and conventional coherence. In: Proc. of the 2014 ACM/IEEE 41st Int'l Symp. on Computer Architecture (ISCA). Minneapolis, 2014. 409–420. [doi: 10.1109/ISCA.2014.6853211]
- [105] Voskuilen G, Vijaykumar T. High-Performance fractal coherence. In: Proc. of the 19th Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2014). New York: ACM Press, 2014. 701–714. [doi: 10.1145/2541940.2541982]
- [106] Zhang M, Lebeck AR, Sorin DJ. Fractal coherence: Scalably verifiable cache coherence. In: Proc. of the 43rd Annual IEEE/ACM Int'l Symp. on Microarchitecture (MICRO). 2010. 471–482. [doi: 10.1109/MICRO.2010.11]
- [107] Beu JG, Poovey JA, Hein ER, Conte TM. High-Speed formal verification of heterogeneous coherence hierarchies. In: Proc. of the 2013 IEEE 19th Int'l Symp. on High Performance Computer Architecture (HPCA 2013). Shenzhen, 2013. 566–577. [doi: 10.1109/HPCA.2013.6522350]
- [108] Padoin EL, Pilla LL, Castro M, Boito FZ. Performance/Energy trade-off in scientific computing: The case of ARM big.LITTLE and Intel Sandy Bridge. IET Computers & Digital Techniques, 2015,9(1):27–35. [doi: 10.1049/iet-cdt.2014.0074]
- [109] Endo FA, Couroussé D, Charles HP. Micro-Architectural simulation of embedded core heterogeneity with GEM5 and McPAT. In: Proc. of the 2015 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools (RAPIDO 2015). New York: ACM Press, 2015. 1–6. [doi: 10.1145/2693433.2693440]
- [110] Butko A, Gamatié A, Sassatelli G, Torres L, Robert M. Design exploration for next generation high-performance manycore on-chip systems: Application to big.LITTLE architectures. In: Proc. of the 2015 IEEE Computer Society Annual Symp. on VLSI. Montpellier, 2015. 551–556. [doi: 10.1109/ISVLSI.2015.28]

#### 附中文参考文献:

- [1] 张悠悠.多核时代处理器设计初探.中国计算机学会通讯,2011,7(4):59–63.
- [37] 徐卫志,宋凤龙,刘志勇,范东睿,余磊,张帅.众核处理器片上同步机制和评估方法研究.计算机学报,2010,33(10):1777–1787. [doi: 10.3724/SP.J.1016.2010.01777]
- [38] 包尔固德,李伟生,范东睿,杨扬,马啸宇.Godson-T 众核体系结构上的 Broadcast 性能优化.计算机研究与发展,2010,47(3):524–531.
- [39] 黄河,刘磊,宋凤龙,马啸宇.硬件结构支持的基于同步的高速缓存一致性协议.计算机学报,2009,32(8):1618–1630.
- [40] 李功明.片上多处理器体系结构中 Cache 一致性模型研究[博士学位论文].合肥:中国科学技术大学,2013.
- [41] 张骏,田泽,梅魁志,赵季中.基于节点预测的直接一致性协议.计算机学报,2014,37(3):700–720.



胡森森(1979—),男,湖北荆州人,博士生,主要研究领域为计算机体系结构,高性能嵌入式系统,并行计算.



陈旭(1983—),男,博士生,主要研究领域为计算机体系结构,高性能嵌入式系统,并行计算.



计卫星(1980—),男,博士,副教授,CCF 专业会员,主要研究领域为计算机体系结构,并行程序设计,嵌入式计算.



付文飞(1991—),女,硕士生,主要研究领域为计算机体系结构,高性能嵌入式系统,并行计算.



王一拙(1979—),男,博士,讲师,CCF 专业会员,主要研究领域为计算机体系结构,并行程序设计.



石峰(1961—),男,博士,教授,博士生导师,主要研究领域为多核处理器体系结构,并行与分布式计算.