下一代网络处理器及应用综述
作者:
作者单位:

作者简介:

赵玉宇(1994-),男,博士生,CCF学生会员,主要研究领域为TCP/IP协议,网络测量,网络处理器.
程光(1973-),男,博士,教授,博士生导师,CCF高级会员,主要研究领域为网络空间安全监测和防护,网络大数据分析.
刘旭辉(1995-),男,硕士生,主要研究领域为网络处理器,命名数据网络,软件定义网络.
袁帅(1997-),男,硕士生,主要研究领域为FPGA,网络测量.
唐路(1988-),男,博士,CCF专业会员,主要研究领域为计算机网络.

通讯作者:

程光,E-mail:gcheng@njnet.edu.cn

基金项目:

国家重点研发计划(2018YFB1800602);赛尔网络下一代互联网技术创新项目(NGIICS20190101,NGII20170406);教育部-中国移动科研基金(MCM20180506)


Survey and Applications of Next Generation Network Processor
Author:
Affiliation:

Fund Project:

National Key Research and Development Program of China (2018YFB1800602); CERNET Innovation Program for Next Generation of Internet (NGIICS20190101, NGII20170406); Ministry of Education-China Mobile Research Fund (MCM20180506)

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
    摘要:

    网络处理器作为能够完成路由查找、高速分组处理以及QoS保障等主流业务的网络设备核心计算芯片,可以结合自身可编程性完成多样化分组处理需求,适配不同网络应用场景.面向超高带宽及智能化终端带来的网络环境转变,高性能可演进的下一代网络处理器设计是网络通信领域的热点问题,受到学者们的广泛关注.融合不同芯片架构优势、高速服务特定业务,使得下一代网络处理器具备分组处理性能加速、动态配置硬件资源和服务应用智能化的特点.对利用新型可编程技术、面向新型网络体系结构以及针对新型高性能业务的下一代网络处理器设计方案与现有研究进行分析比较,并对下一代网络处理器的工业化进程做了介绍;提出了高性能可演进的下一代网络处理器体系架构,通过软硬件协同分组处理流水线、多级缓存与分组调度、资源管理及编程接口等方面给出了架构设计细节,研制了原型系统并对其性能进行了测试.明确了自主可控的网络处理器体系架构的发展方向和智能化应用场景,讨论了未来可能的研究方向.

    Abstract:

    As the core computing chip of network equipment, network processor can complete the essential services such as routing lookup, high-speed packet processing, and QoS guarantee. Facing the transformation of network environment brought by ultra-high bandwidth and intelligent terminal, the design of the next generation network processor (NGNP) with high performance and evolution is a hot issue in the field of network communication, which is widely concerned by scholars. Combining the advantages of different chip architectures and high-speed services, NGNP has the characteristics of accelerating packet processing, dynamic configuration of hardware resources, and intelligent service application. In this study, the existing research is analyzed and compared from the design of NGNP which using new programmable technology, new network architecture oriented and for new high-performance service. The industrialization process of NGNP is summarized. Finally, the high performance evolvable network processor (HPENP) architecture is proposed. By introducing the hardware and software collaborative packet processing pipeline, multi-level cache and packet scheduling, resource management and programming interface, the details of HPENP design are given and a prototype system is developed and its performance is tested. In this study, the development direction and intelligent application scenario of autonomously controlled network processor architecture are confirmed, and the possible research direction in the future is discussed.

    参考文献
    相似文献
    引证文献
引用本文

赵玉宇,程光,刘旭辉,袁帅,唐路.下一代网络处理器及应用综述.软件学报,2021,32(2):445-474

复制
分享
文章指标
  • 点击次数:
  • 下载次数:
历史
  • 收稿日期:2020-02-28
  • 最后修改日期:2020-07-17
  • 录用日期:
  • 在线发布日期: 2020-09-10
您是第位访问者
版权所有:中国科学院软件研究所 京ICP备05046678号-3
地址:北京市海淀区中关村南四街4号,邮政编码:100190
电话:010-62562563 传真:010-62562533 Email:jos@iscas.ac.cn
技术支持:北京勤云科技发展有限公司

京公网安备 11040202500063号